Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Please explain the basis behind adding the DRC rules

Status
Not open for further replies.

vinayshivakumar

Junior Member level 3
Joined
Dec 17, 2007
Messages
26
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,419
Regarding the DRC rules

Hi ,
Can someone associated with a FAB explain the basis behind adding the DRC rules - especially ones like notch , dogbone ,metal density , interlayer spacing etc. How are these failure modes identified ?
 

Re: Regarding the DRC rules

vinayshivakumar said:
Hi ,
Can someone associated with a FAB explain the basis behind fixing the DRC rules - especially ones like notch , dogbone ,metal density , interlayer spacing etc. How are these failure modes identified ?

For metal density, you draw additional metal layer in places where it is possible.
Basically in a design, each metal layer must cover more than some percentage of entire chip.


diva/dracula checks this?
 

Re: Regarding the DRC rules

Sorry, should have been clearer - basically what i wanted to ask is not how to fix but why some of these exotic rules exist in the first place .....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top