Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Channel length tracking problem faced when laying out the Nmos and Pmos

Status
Not open for further replies.
lay out N mos Pmos

would you be more specific in your question....
 

lay out N mos Pmos

it is related to layout and i want to know the channel length tracking problem faced while laying out the Nmos and p mos say of an inverter
 

Re: lay out N mos Pmos

fingering technique reduce gate resistance ..which directly propotinal to time delay.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top