Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

clocking the Virtex II Pro Eval board.

Status
Not open for further replies.
S

suddy72

Member level 2
Joined
Jun 28, 2007
Messages
50
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,694
Thanks to everyone who helped me with my last problem with this board.

I now would like to ask a question about the clocking on the board. What i am hoping to do is connect up an ADC to this board so that it can process the digital output. The ADC board itself outputs a clockout. I would like to use this clock out as the main clock for the FPGA instead of the system clock that they already provide. I am just wondering does anyone know how i configure the board so that this is the case ?

Stuart
 

Xilinx's FPGA have several CLK inputs.
Usually, in the Eval board, one is connected to a local oscillator and others are accessible for the user.
Have you checked the schematics of your Eval board for other GCLK ?
Choosing what GCLK is used inside the FPGA is done with the constraint editor.
 

sorry i am new to all this, what is GCLK ? Global Clock ? and you say that to set up which clock you are using as the main clock , you do it in the UCF file ?
 

Thanks for all your help.

I now need to try figuire out just which pin on the FPGA i attach my signal to.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top