Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

doubr regarding I/O circuit design

Status
Not open for further replies.
S

sajinvm

Newbie level 5
Joined
Mar 26, 2007
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,348
i/o circuit design

Hi all
What are the important things we have to keep in mind while designing the driver circuit for an I/O pad.Rather how we will come up with the W/L for the pmos and nmos in the driver.
Sajin
 

The sizes depend on the capacitance you want to drive, i.e. the bondpad capacitance and any external load. Which driver circuit do you have in mind?
 

Hi, i was trying LVCMOS design. I went through some papers and found that for sizing the transistors we need to place vdd/2 at the pad and size the transistors for our spec current. Is this correct and what all other things we have to take care.
Sajin
 

Vdd/2 for equal rise and fall time. As long the driver can drive the pad and max. load capacitance, it's good.
 

hi
i want to implement a simple pad driver circuit using virtuoso can any one pls provide some sample specifications and any material reg this would be of great help.

thanks in advance
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top