Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

could not remove pre-cts slacks

Status
Not open for further replies.
A

avg_emp

Member level 2
Joined
Nov 8, 2006
Messages
46
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,541
Hi all;


I'm working on cadence Soc Encounter 5.2 using library from artisan 5.2.
I am sruck in a design where I cannot remove my TNS(Total Negative Slack) & WNS( Worst Negative Slack) in my Pre-CTS & Post-CTS stage ie. doing Timing Optimization with different set-up & hold values.

Please suggest ways to remove it or make slack values positives.

Thanks!
 

do complete routing ... u will get correct results ...
 

hi, what's the reason for timing violation? and I think before post-clock we should focuse only on setup fixing. and where is you violation path located ? memory or hare macro ? if so, adjust your floorplan. and if you vio path located in standard cells , just check the topo of routing and check if it's reasonable.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top