Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
you may also check "Delay Fault Testing for VLSI Circuits"
and "Testing of Digital Systems". The latter covers a broader set of topics
regarding testing (includes also info about delay testing)
Hi all,
Below is a material which talks about trans fault testing , path delay & ATPG concepts & some of the practical design data obtained for the above modes of testing .
I hope this will be usefull for all the DFT folks .
Apart from this material , each ATPG tool will have its document installed in the Tool's dir .
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.