Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Does the TSMC 40nm pdk inductor model include a shielding strategy?

Status
Not open for further replies.

dtz_lou

Newbie level 6
Joined
Mar 13, 2015
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
96
Hi all,

I was going through the TSMC 40nm pcell inductor model and I think I can't see any ground or floating shield.

There is a subcell inside the inductor layout pcell view which is called "dummy_loop_diff_DM_sym_ind". I think that subcell relates with OD/PO (red and blue colour) dummy excluded strategy because that layout view contains small rectangle OD/PO cells and does not relate with some new shileding strategy. Right? See the attached file.

Does anyone who has used that process knows if that process uses ANY kind shieding strategy that I might be missing?


Thanks in advancef
 

Attachments

  • inductor_layout_view.PNG
    inductor_layout_view.PNG
    337.4 KB · Views: 95

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top