Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i want to deduce kp,ki,kd values using equation, so that for a given design cycle respective kp,ki,kd values will be outputted.
- - - Updated - - -
for an NEDC design cycle, how can i get kp,ki,kd values, how to implement it? one way is trial and error method, changing those values to reduce the error, is there any other way where we can design a model for NEDC design cycle.
I'm sure I still don't understand. What do you mean by NEDC design cycle? What do you mean "for a given design cycle respective kp,ki,kd will be outputted."?
Forum rules say, don't use "technical abbreviations unless they are universally understood, they will confuse members and make it hard for them to understand what you mean".
There are different ways to find optimal PID parameters for a specific control process, e.g. based on an observed step response. Review your control theory text books.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.