mahmood.n
Member level 5
For a design, I changed the number of inputs and the bit width of the numbers. So, the synthesized design becomes large or smaller depending on the input sizes. However, the logic is the same. For example, for 10 numbers, 10 registers are used while for 400 numbers, 400 registers are used.
Using the timequest tool, I have noticed that the minimum pulse width (used for determining the clock period) and slack time are the same for large and small sizes. Is that normal? Since for big inputs, a larger area of the chip is used, I expect to see clock pulse differences.
Maybe I missed something. Please let me know.
Using the timequest tool, I have noticed that the minimum pulse width (used for determining the clock period) and slack time are the same for large and small sizes. Is that normal? Since for big inputs, a larger area of the chip is used, I expect to see clock pulse differences.
Maybe I missed something. Please let me know.