Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to make LVS rule for PCELL

Status
Not open for further replies.

kelvint

Newbie level 4
Joined
May 19, 2016
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
52
Hi

I am new for SKILL. I would like to create a new pcell from scratch (layout, symbol) and make sure it pass LVS. I use SKILL to create symbol, CDF parameter and layout. In layout, I use the following to define the terminal.
net = dbCreateNet( pcCellView "n1")
trm = dbCreateTerm( net "n1" "inputOutput")
pin = dbCreatePin( net fig1 "n1")
pin~>accessDir '( "left" "right" "top" "bottom")

When I run LVS, I get empty net in layout. What else do I need to setup? Do I need to write LVS rule? Is there any reference material on it? Thanks!

Kelvin
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top