Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

"WARNING: HCELL CellName not located or not allowed."

Status
Not open for further replies.
A

arnab04907

Newbie level 1
Joined
Jul 5, 2017
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
When I try to run LVS with HCELL options it can find some cells while it is unable to locate a few cells.. Why is this the case. I use LVS EXPAND SEED PROMOTIONS NO and this helps to recognize a few more, but there are still a handfull that arenot regonized/ not located in layout.
Can anyone please help me with this ?
 

You need to include the hcell file that is given with the pdk by the foundry.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top