Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[Moved]: Noise Analysis for Dual Slope ADC

Status
Not open for further replies.
S

sps101

Newbie level 6
Joined
May 24, 2016
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
127
I am currently designing a Dual Slope ADC for a very low frequency biomedical system (100Hz input signal sampled up to a max frequency of 10Khz). The overall system has a lot of switches which open and close depending on the integration/reset/discharge cycles. I want to know how I can effectively model the noise for the system. Also what kind of simulation in cadence will be best to simulate the noise.

I have already tried the regular noise simulation in cadence but since this is a switched capacitor system it does not seem to be the right way to determine the noise effects.

What other simulations can I use for my analyses?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top