Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

survey on UART 16550 IP

Status
Not open for further replies.
S

sanjeev85

Newbie level 1
Joined
Nov 19, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
Hi,

Am taking survey on UART 16550 IP core from different vendors. When i read xilinx UART 16550 core pdf, noted performance table(Fmax) of different devices.

My question, 1) how they calculate fmax..2) is there any relation for baudrate and fmax?? 3) Fmax means device max frequency or its UART max frequency??


Pls provide some guidance.
 

Fmax should be the maximum input clock frequency to the UART IP. This is affected by the selected FPGA and the implemented logic.
The baud rate is normally 1/16 of a frequency generated by the input clock divided by an integer number.

This means that the maximum baud rate is Fmax/16.
The input clock must be selected so all wanted baud rates can be generated.
The possible baud rates are Fmax/(16 * integer_divisor).
For the 16550, the integer divisor is a 16-bit unsigned number.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top