shaiko
Advanced Member level 5
X is an input port to an entity. It's defined as a custom type of an unsigned vector array.
Y is a signal defined as an unsigned vector.
When doing port map assignments - is it legal to write:
?
Y is a signal defined as an unsigned vector.
When doing port map assignments - is it legal to write:
Code:
X=> ( others => Y ) ;