Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
but in case of synchronous counter we dont use CLR. That's why i'm asking abt unused states which will create condition of LOCK OUT...what will be the next state for these states...
No problem with them friend just count on till it counts 4 which is 100 then instead of 101 (5) the outputs of 1st and 3rd ff are NAND and fed to the CLR pins of the 3 FF this resets them and starts the count from 000 to satiate your need
PS I made a small error in my first post and have rectified it here do check it up
- - - Updated - - -
Instead of going for other designs this is best suited
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.