Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

EOC SOC in pipelined ADC

Status
Not open for further replies.
A

anadigi

Junior Member level 3
Joined
Oct 1, 2004
Messages
28
Helped
7
Reputation
14
Reaction score
7
Trophy points
1,283
Activity points
192
I hav used Pipeliened architecture (2.5b/stage) for my ADC..Now I got few more doubts..i never seen anybody putting SOC(start of conversion pulse) and EOC(end of conversion pulse) in pipelined ADC..how to do that?..waiting for ur suggstions..
Regards
 

Those signals are usually used in ADCs which have fs smaller than the operating frequency - ex: SAR ADCs. These ADCs sample after the SOC and take a number of clk cycles to end the conversion cycle. When they finish the EOC is activated and the output code is made available.

In pipeline ADCs there are output codes coming out in every clock cycle. In other words, in each clock cycle there is always a sampling operation and there are always bits coming out. The SOC/EOC do not make sense here.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top