ravics
Advanced Member level 4
- Joined
- Sep 1, 2010
- Messages
- 116
- Helped
- 4
- Reputation
- 8
- Reaction score
- 4
- Trophy points
- 1,298
- Location
- Shangri-la
- Activity points
- 1,852
1. Is there a way to reload the VHDL design in Modelsim without going back to ISE by using scripting commands in modelsim?
2. What is the procedure to compile UNISIM & Xilinx Corelib in Modelsim?
I got this note from one of the university tutorials : Restarting and running the simulation again will not incorporate any changes you have made to your module or test fixture. To see the effects of these changes, close ModelSim and run the Simulate Behavioral Model process again in ISE.
Any way out? I tried compiling the design .fdo & did restart -f but no changes were incorporated.
2. What is the procedure to compile UNISIM & Xilinx Corelib in Modelsim?
I got this note from one of the university tutorials : Restarting and running the simulation again will not incorporate any changes you have made to your module or test fixture. To see the effects of these changes, close ModelSim and run the Simulate Behavioral Model process again in ISE.
Any way out? I tried compiling the design .fdo & did restart -f but no changes were incorporated.