Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

need help about LDMOS PA design

Status
Not open for further replies.
Z

zhangm79

Member level 1
Joined
Apr 5, 2006
Messages
38
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,491
hi, anyone have example of ldmos PA ? i have question about how to determine the location of bias on the in\out matching lines and design of RF choke for DC.
Why the design in the datasheet use two symetrical decouple path?
 

Which transistor are you using ? I have some experience with Freescale MRF types and may be able to help
 

I am using freescale MRF. Hope your help
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top