Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
At high SPI speed, only external clock can be used. You need to transfer the send and receive data from/to system clock domain by some kind of handshake to guarantee consistency. A lower SPI speeds, synchronous processing in system clock domain is more simple and robust.
thanks for your reply!
I found some problem about use external clock, if external clock have Jitter, maybe recieve wrong data.
how can i choose a optimum method!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
