Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is low/high level surface states?

Status
Not open for further replies.

surreyian

Member level 3
Joined
Feb 10, 2006
Messages
63
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,796
Hello,

To reduce 1/f noise, device can be made large.
However i read that is it only feasible if it has low level surface state densities.

In this context what does the low or high surface states means?

thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top