Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SPICE Mosfet: Width vs Parallelism

Status
Not open for further replies.

Maxish

Newbie level 4
Joined
Feb 14, 2007
Messages
5
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,321
Hello,

What is the difference between connecting n number of mosfets in parallel and multiplying the gate width of a single mosfet by n?

When parallelizing a mosfet, with the exception of ohmic resistances, it appears that all current generators and capacitances of the intrinsic model get parallelized too. Since these elements are linear functions of width, it eludes me why the end simulation result is not that same when scaling the width.

Thanks,

Max
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top