Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

dobts on SR flip flop???

Status
Not open for further replies.

shash

Junior Member level 2
Joined
Jul 18, 2011
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,442
**broken link removed**
guyz after seeing this explanation on sr flip flop i have a doubt related to it,
how can a two input nand gate give output using only one input at a time?
 

**broken link removed**
guyz after seeing this explanation on sr flip flop i have a doubt related to it,
how can a two input nand gate give output using only one input at a time?

der r two inputs not one
 

intially there is no output so it only has one input
 

actually assume the outputs alternatively as 0 or 1 for both flip flops
 

no bro, its not like this,,
initially u have to give "high/low" to the previous output along with the X and Y(for the first time) i.e. Q then only you proceed ...
 

beyondH please can you elaborate a little more
 

i was asking you to please elaborate on your point
 

der is nothin to elaborate the reason u gav is correct. but ur question was on output so in my answer i specified abt output oly
 

**broken link removed**
guyz after seeing this explanation on sr flip flop i have a doubt related to it, ....

I'm not surprised that you have doubts, it's a very poor explanation - and the gates are incorrectly drawn too.

There must be dozens, if not hundreds, of better explanations on the web. Take a look at this one Digital Logic - Flip-Flops
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top