Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help me, How to evaluate the performance of the Sigma-delta ADC in Simulink.

Status
Not open for further replies.

lines

Newbie level 6
Joined
Jul 12, 2011
Messages
12
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,379
Hi all.
I've designed a Sigma-delta ADC, which conculde a modulator and a decimation filter.
The output of the modulator is ±1, as the quantilator is 1 bit. and the SNR is 106dB.
But, How I evaluate the performance of the output of the decimation filter,as to say, the performance of the ADC.
I want to use SNR to weigh the perfomance of the filter's output.
Can anyone help me ? Or give me other methods to weigh the performance of the ADC in Simulink or Matlab?

Thanks .
A student form changsha,china.
Thanks.:smile:
 

Hi all.
I've designed a Sigma-delta ADC, which conculde a modulator and a decimation filter.
The output of the modulator is ±1, as the quantilator is 1 bit. and the SNR is 106dB.
But, How I evaluate the performance of the output of the decimation filter,as to say, the performance of the ADC.
I want to use SNR to weigh the perfomance of the filter's output.
Can anyone help me ? Or give me other methods to weigh the performance of the ADC in Simulink or Matlab?

Thanks .
A student form changsha,china.
Thanks.:smile:

Hi Friend,

I worked on 24-bit Sigma delta ADC architecture of TI based ADC. as per your problem, you must have 2^(resolution of bit) bins and then try to plot histogram in matlab and try to write macro in MATLAB for OE and GE measurement. then you can conclude your decimation filter is doing finer filtering or not!!

if you wish then you can mail me for further queries,

Gautam
gautamv.sharma@gmail.com
 
  • Like
Reactions: lines

    lines

    Points: 2
    Helpful Answer Positive Rating
Hi Friend,

I worked on 24-bit Sigma delta ADC architecture of TI based ADC. as per your problem, you must have 2^(resolution of bit) bins and then try to plot histogram in matlab and try to write macro in MATLAB for OE and GE measurement. then you can conclude your decimation filter is doing finer filtering or not!!

if you wish then you can mail me for further queries,

Gautam
gautamv.sharma@gmail.com

What this mean? 2^(resolution of bit) bins . Is it means that the output of the ADC must has 2^(resolution of bit) steps from -FS to + FS ?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top