Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Using D flip-flop to get complementary output.

Status
Not open for further replies.
S

snaku

Junior Member level 3
Joined
Oct 5, 2010
Messages
27
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,293
Location
Bangalore
Activity points
1,448
Hi All,
I have to design a circuit such that I have an input and I have to get complementary outputs. I am supposed to use D flip-flop and importantly with no clock. I have thought of doing it by only using preset(bar) and clear input and I do not use d and clk input. I have attached the circuit image. When input is high, the output is (Q=1, Qb=0) and when the input is low, the output is (Q=0, Qb=1).. Pllease, let me know if this works.
 

Attachments

  • untitled.JPG
    untitled.JPG
    7.4 KB · Views: 123

The "PRE" and the "CLR" pins must have different states at any given instance of time.
Connect the input directly to the "CLR" pins and, the output of the inverter to the "PRE" pin.

Check this reference:
**broken link removed**
 
  • Like
Reactions: snaku

    S

    snaku

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top