Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

the lef file used in soc encounter

Status
Not open for further replies.
P

pathto_teraze

Junior Member level 3
Junior Member level 3
Joined
Oct 25, 2009
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
USA
Activity points
1,489
Hi,

I am totally new to soc encounter.
I want to import a design to encounter, a lef file is required.
There are several lef files in my design kit and I don't know which is the right one.
Can anybody sent me a sample of a lef file?

Another question is: Can the lef file be used both by cadence and synopsys?

Thank you very much!
Looking forward to your reply.

Teraze
 

There are only a few different types of LEFs. I don't know what PDK you're using or what exactly you plan to do with these LEFs. I'm assuming you want to create a LEF for your existing design. There are automated tools for this but if you want to do it manually, look for a design LEF that has 1 or more cell definitions. It stars with some LEF header info, a MACRO keyword, PIN definitions, SIZE, orientation, obstruction, etc. Do you need the LEF syntax reference?
 

gliss said:
There are only a few different types of LEFs. I don't know what PDK you're using or what exactly you plan to do with these LEFs. I'm assuming you want to create a LEF for your existing design. There are automated tools for this but if you want to do it manually, look for a design LEF that has 1 or more cell definitions. It stars with some LEF header info, a MACRO keyword, PIN definitions, SIZE, orientation, obstruction, etc. Do you need the LEF syntax reference?
Click to expand...


Yes, please. I don't know anything about the lef file.
Actually, I want the lef file for the standard cell that I have written in my Verilog file.
I assume this lef file is used for mapping, I am not sure...
 

The lef file is used to place & route standard cells, macros or any design that has physical represtation usually. Usually when LEFs are generated they are based on designs layouts. You need the physical information from something like a layout in order to generate accurate LEF. Whoever delivered your standard cell library should also have provided a corresponding LEF library.
 

For digital design two types of LEF file.

For standard cell library
std_cell_ tech.lef : Defines the technology information.
std_cell.lef : Defines the std. cell macro definition.

Similarly for IO library.
IO_lib.lef : Defines the IO macro definition.

The sequence for importing in SOC encounter is : first specify the tech.lef and than the remaining LEF.
 
gen0357 said:
For digital design two types of LEF file.

For standard cell library
std_cell_ tech.lef : Defines the technology information.
std_cell.lef : Defines the std. cell macro definition.

Similarly for IO library.
IO_lib.lef : Defines the IO macro definition.

The sequence for importing in SOC encounter is : first specify the tech.lef and than the remaining LEF.
Click to expand...

If your design contains any HardMacro or Memory instances, then you need to add those LEF's as well.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top