Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
0.8µm CMOS design means the design follows the model file defined by a fab lab, which can work for 0.8µm feature size. Or u can say that 0.8µm feature size is the minimum dimention that can be drown by a fab lab.
Actually, it is the minimum transistor channel length you can draw in that technology.
So, it is referring to polysilicon width over active, not to other geometries.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
