Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to measure the settling time?

Status
Not open for further replies.
H

hbsustc

Junior Member level 1
Joined
Sep 26, 2007
Messages
19
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Location
The Netherlands
Activity points
1,438
Hello, everyone.

I want to design one two stage amplifier using ADS, and use the following schematics (put step response to negative node) using feedback to measure settling time. But the result seems wrong. Can you help me? Thanks in advance..
 

Hi,
What is your supply voltage?
You should choose the step amplitude so that the input remains within the opamp ICMR (i.e. You should choose the step amplitude so: Vlow = Vcmi-ICM/2 and Vhigh=Vcmi+ICM/2).
 

    H

    hbsustc

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top