Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

about low noise pmos buffer design

Status
Not open for further replies.

memsgg

Member level 1
Joined
Aug 1, 2005
Messages
32
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Location
cambridge, UK
Activity points
1,495
I plan to design a low noise pmos buffer, which need large input and output swing rang, I have two topologies, can any one tell me which one is better? or any other topology is better than these two? Many thanks

1. I have a 5uA current already in my design, can I use 10X current mirror to bias the buffer? Is 50uA for bias buffer too low? How can I know how much buffer bias current is good?

2. can I use the topology (b)? just use a resistor to get the current? I think it may be not stable and may have more noise, is it?

Many thanks
Yong
 

hi yong!

eventually you have to replace that ideal current source. either use a resistor or a diode connected transistor. it should act as a resistor. put an nmos and tie its drain to the gate. not unless you are not going to do the full layout?

- al
 

    memsgg

    Points: 2
    Helpful Answer Positive Rating
acbalbason said:
hi yong!

eventually you have to replace that ideal current source. either use a resistor or a diode connected transistor. it should act as a resistor. put an nmos and tie its drain to the gate. not unless you are not going to do the full layout?

- al
Do you mean I should choose the topology b? Can you please give me more explaination?

Yes I will do the full layout. I have a 5uA current already in the layout.

Thanks a lot.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top