Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to interpolate two digital signals?

Status
Not open for further replies.

rakko

Full Member level 4
Joined
Jun 1, 2001
Messages
233
Helped
10
Reputation
20
Reaction score
6
Trophy points
1,298
Location
mozambic
Activity points
2,065
I want to interpolate two digital signals. How can this be done using simple digital logic only. Anybody done this before?
 

signal interpolation

Hi

I guess you want to interpolate 2 signals separately, if that is you case, a simple algorithm is to use the fast fourier transform. Lets say you have your signal in x of length N, and you wish a length M data. Then, do

1. X=fft(x);
2. y = real(ifft([X zeros(1,M-N)]);

if you think this info is useful click on "helped me" fo statistics

Sal
 

    rakko

    Points: 2
    Helpful Answer Positive Rating
Re: signal interpolation

No, I want to interpolate them together. So if 1st signal goes from zero to 1 at time A and second signal does the same thing at time A+deltaA. The output interpolated signal will start to rise at time A and reaches 1 at time A+deltaA. I'm trying to smooth the edges of these signals.

So, in short I'm interpoating them together.
 

signal interpolation

if speed is not required, mux may be a answer
 

Re: signal interpolation

First you just add extro zero and then pass through a low pass interpolation filter. Check the multirate signal processing in Google to find more information.
 

Re: signal interpolation

ylsqu, can you elaborate? how this muxing works
 

signal interpolation

If you hook up two drivers that are driving youro signals to the same node, the waveform on the net will be an 'interpolated' one. This technique is used in high performance clock network design. The only thing that you need to watch out for is that deltaA be sufficiently small, since you will have a short-ciccuit path between power and ground while first driver is driving a '1' and the second a '0'/
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top