Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is the so called useful skew?

Status
Not open for further replies.
sree205

sree205

Advanced Member level 1
Advanced Member level 1
Joined
Mar 13, 2006
Messages
453
Helped
58
Reputation
116
Reaction score
25
Trophy points
1,308
Activity points
4,420
Hi,
can somebody tell me what useful skew is ? as far as i know, incase if there is a skew in the clock path, it should be removed by adding buffers.
 

Re: Useful skew

hi sree, Some times the skew can make you meet the timings. You can make an imablance in the skew to meet the setup timings.

Usefull Skew = capture clock latency - launch clock latency.

So you have the extra skew all above your clock period to meet the timings.
 

Useful skew

well how do u related other timing parameters with skew ??
 

Re: Useful skew

You can think reversely, setup time violation can be fixed by reduce the data path delay, but on the other hand the clock skew can also compensate the delay of the data path.
 

Re: Useful skew

refer this pdf it give u some input about usefull skew
 
Re: Useful skew

sometimes, you can use skew to borrow some time from neighbous logic stage

with more timing slack.


this called useful skew.


best regards







sree205 said:
Hi,
can somebody tell me what useful skew is ? as far as i know, incase if there is a skew in the clock path, it should be removed by adding buffers.
Click to expand...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top