Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
you can consult the following book by Kester...have a dedicated chapter on ADC testing.....
--------------------------------
give a sinusoid to the ADC.....take the ADC output and feed it to the spectrum analyser (guess it would take digital op through logic analyser).....now look at the output....you will be getting the SNDR etc. in DBc......mind that there should not be staright relation between input sinusoid freq. and sampling freq.....it detoriates the actual figures.....
you also can go thru the following to know how noise/dither can help in getting more good reqsult...
Hi,
For DAC also, that book has a special chapter. Have you down-loaded it? If not you down-load. Or even you can go to the follong link and down-load the particualr chapter (chap - 5). It will really help you and guide you thru ur testing work. Even there are more on hard-testing that you are doing now.
May be I am not the right person to answer your question properly. Now I am in design phase. Thus know little about hard-measurement.
After going thru the book for your purpose (takes hardly 3/4 days); if you still in trouble you can write or even you can write to the author of the book (Walt Kester). You will get the e-mail id from ADI site. I guess you will get an response if you put your question properly.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
