Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

An nMOS or a pMOS transistor with two fingers

Status
Not open for further replies.
H

hannover90

Member level 4
Joined
Dec 8, 2009
Messages
70
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Germany
Activity points
1,784
Dear all,
unfortunately, I don't know how is the layout of an nMOS or a pMOS transistor with two fingers. Does the layout contain two source layers or two drains? I mean, should be "SGDGS" or "DGSGD"? and why?
I would be thankful for any helpful reply.
 

Normally when fingers are used , Mosfets are abutted. I.e for 2 fingers , the sequence will be S|D|S or D|S|D . Here area of drain and source doesn't effect the MOSFET's characteristics, they should be just big enough to accommodate the current flowing through the device.

The selection between S|D|S & D|S|D is done such that , output is connect to the middle one.
Reason: Middle one will have lower area , hence lower parasitic capacitance on the output.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top