Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I want to check if the gate-source capacitance Cgs depends on bias voltage Vgs or not. I set up the circuit for simulation in Cadence as below.
Could you tell me how can I plot the curve of Cgs vs Vgs.
Thanks.
Hi, thanks. I followed that procedure. However, in the step 3. I don't see there is such options. 3. now click ADE -> options -> select waveform tools : AWD
Hi.
I completed step 5 and got the Results Browser as bellow.
However, I don't understand step 6. It says something like this "Right click Cgs and get the Cgs plot".
Where is Cgs to click on?
Please tell me how to proceed? Thanks.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
