Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Cadence layout NMOS p substrate connection

Status
Not open for further replies.
G

gsbkbharath

Newbie
Joined
Sep 9, 2013
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,317
Iam drawing a layout in Cadence for a 2 input nand gate.In the Pull down network i used a p substrate for each of the NMOS. For the lower NMOS i connected the substrate to Ground.But, when i connect the substrate of the upper NMOS to the its source as in the schematic,i get the errors
"p substrate stamp error mult,psubstrate stamp error connect" in DRC. Can't we connect the p substrate of a NMOS to its source directly or we have to use some via?Thanks in advance..
 

The NMOS transistors all share the same p-substrate. So you have to connect the bulk connection of the upper NMOS to the p-substrate, too, not to its source!. The NMOS' bulk is identical to the p-substrate. Just add a P+ contact area next or adjacent to the N+ source, and connect it by via and metal_1 to GND - like the lower NMOS.
 
Hi erikl. But in NAND for the upper NMOS, the body(p substrate) should be connected to source right?
I feel i am lost here.
I have these doubts.
is the p substrate not the body or bulk of the NMOS?
also nwell not the body or bulk of the PMOS?
Thanks again.
 

If you want to connect the substrate connections for both the NMOS transistors to their sources then you would need to isolate them in separate P-Wells and use deep N-Wells for isolation.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top