Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

create via hole with hfss

Status
Not open for further replies.

Bou

Full Member level 3
Joined
Mar 6, 2013
Messages
159
Helped
0
Reputation
0
Reaction score
0
Trophy points
16
Activity points
0
hello

how can I draw via hole with hfss?

i found this answer but i didn't know how to select cylinder faces :((
So, summarizing:
1) Draw the cylinder;
2) Subtract the cylinder from the dielectric substrate;
3) Select the cylindrical face in the subtracted region;
4) Apply PEC boundary or Finite Conductivity boundary (so as you can define material ,thickness, roughness, etc.);
 

when subtracting the via cylinder make sure that the "clone tool objects before operation" check-box is checked.
Then you can assign a conductor or a PEC material to the via.
To select an object press O and when you click an object the whole object is selected.

If you wish to assign PEC baundary to the via faces, press F , the click on each face of via and select it. to select all faces together hold the Ctrl key.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top