Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

reason behind hold fixing...

Status
Not open for further replies.
G

G.Satheesh Kumar

Newbie level 6
Joined
Jan 23, 2013
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
bengalore/hyd
Activity points
1,356
hello everyone...

can anybody tell me that the reason behind the fixing of hold time only after routing process

thanQ
 

The most important reason:
Hold time violation can't be solved by adjusting the clock frequency.

This means that your chip will fail or partial work if it's true path.
Compared to this, setup time violation can be solved by adjusting the frequency with penalty of performance.
However, it still works at least for setup time issue.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top