Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Transition violations when setup and hold is fixed

Status
Not open for further replies.
A

aditya1579

Member level 2
Joined
Jan 2, 2013
Messages
47
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,624
A question asked to me in interviews often is:

If all the setup and hold violations are fixed in a design, but some transition violations are still there, would it be disadvantageous in some way ? Will there be a problem of some kind ?

Aditya
 

It will depend upon the magnitude of your tran violations, if magnitude is above the library limits definitely it needs to be fixed, as your library is not characterized for such a transition, and the delay value calculated by tool corresponding to such transition may be inaccurate. So, actually you might be violating setup but shown non violated by the tool because of the inaccuracy.
It will also depend upon the setup margin you are having on the tran violating path.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top