Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Non-Idealities in Delta Sigma Modulator (CT and DT both)

Status
Not open for further replies.
E

Eminent.Engineer

Member level 3
Joined
Oct 8, 2012
Messages
54
Helped
10
Reputation
20
Reaction score
10
Trophy points
1,288
Activity points
1,630
I would like those who have done research on Delta Sigma ADC to answer few questions.
1. What are non-idealities in delta sigma modulator
2. how to model those non-idealities in MATLAB

Kindly post/mail the relevant reading material on eminent.engineer@yahoo.com.
Thanks to all.
 

as far as non idealities are concerned they are related to integrator such as finite gain,finite bandwidth,offset voltage,slew rate. Comparator non idealities such as offset and non-linearity.
In DT switched capacitor circuit is used therefore there are switches which have finite resistances and non linear capacitors that cause incomplete transfer of charges. switch thermal noise . In relation to clock there is jitter.
This paper will be helpful

- - - Updated - - -

View attachment non ideal sdm.pdf

hope this helps
 

Attachments

  • non ideal sdm.pdf
    354.9 KB · Views: 113
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top