Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] gate level ATPG simulation failing

Status
Not open for further replies.
A

anandmanivannan

Newbie level 4
Joined
Apr 26, 2012
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,320
Can anyone suggest me how to debug for simulation mismatches in gate level atpg.

What are the usual sources of error one need to check first
 

99% the problem will be with the environment. change the simulator and check.

Last option is to dump the waveforms and track the failing pattern.
 

Are you seeing Expect <value> Simulate X?
– If yes, do you have timing violation messages during simulation? Any
timing violations result in the FF output being set to “X”. Fix these
violations.

You can use ATPG tool that will simulate your pattern and shows the expected value which you can compare with your actual value and track back where the difference starts in schematic.

Check with your atpg tool website, usually there is an application note on how to diagnose simulation miscompare for ATPG.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top