Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help regarding xilinx pace

Status
Not open for further replies.

krishna2728

Member level 5
Joined
Oct 23, 2010
Messages
84
Helped
7
Reputation
14
Reaction score
6
Trophy points
1,298
Location
bengaluru,India
Activity points
1,734
Hi friends,

I have to connect a clk_x ,data_out[7:0],and manc_data(this is given from testbench) ,i want to know to which pins in xilinx pace i can connect all these as i am using spartan 3E
XC3s250e-4FT256


thank you in advance
 

Whihc version of ISE are you using? I would recommend using PlanAhead for pin planning.

Hi friends,

I have to connect a clk_x ,data_out[7:0],and manc_data(this is given from testbench) ,i want to know to which pins in xilinx pace i can connect all these as i am using spartan 3E
XC3s250e-4FT256


thank you in advance
 

I am using xilinx9.2 ,first i want to know how to generate the net list file in xilinx...could you please help me
 

Netlist is generated after synthesizing the design. If you are using Xilinx tool, their synthesizer is called XST. You can run it in Xilinx ISE environment. If can also generate the netlist using other tools such as Precision Synthesis, Synplify, etc.
 

i have already synthesized i want the netlist file in word format

I have synthesized using xilinx-ISE simulator i dont have the XST ,

i got .ngr & .ngc formats i want to extract my netlist from these schematics is this possible .
 
Last edited:

Is there any particular reason you are still using ISE 9.2 (6 years ago) while the latest version is 13.4? Anyway, ISE simulator is for simulation. XST is part of ISE, so you have it and .ngr and .ngc files are genearted by XST. If you want a text version of the ngc netlist, you can run the "ngc2edif" command.

i have already synthesized i want the netlist file in word format

I have synthesized using xilinx-ISE simulator i dont have the XST ,

i got .ngr & .ngc formats i want to extract my netlist from these schematics is this possible .
 
I have attached a .edn extension file please let me know is this the netlist
 

Attachments

  • MYHA.zip
    1.2 KB · Views: 52

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top