Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

current-source mismatch calculation in cadence

Status
Not open for further replies.
U

user0088

Junior Member level 3
Joined
Dec 30, 2011
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,467
How to calculate mismatches in current sources at cadence design environment. How perform the simulation?
It is necessary to get comparison of different structures for current sources in terms of mismatches.

Thanks.
 

Hi,

Is there a way to plot the Histogram of current (wave data type) at a certain voltage? in Monte-Carlo Statistical Analysis
 

Hystogram are used for dc analysis. Yes you can use wave data type also. Sometimes hystogram is unable to recognize some veriloga equations. use simple equation and try that.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top