Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by zyyang

  1. Z

    stage accuracy problem in pipeline ADC

    Dear all, i still have another problem in calculating stage accuracy for pipeline ADC. i am giving out the spec of any module according to the calculating. so for any stage, including THA, residue1,residue2, i will calculate the actual output for any stage, and get all of the errors for any...
  2. Z

    common mode problem in sc-ampliier

    dear all, now i found a problem in design fully-differential sc amplifier used in pipeline adc: my supply voltage is 1.2V, and all of the common-mode output of op are 0.6V to max the swing. however, from the schematic we can know that the input common-mode voltage is been setted at 0.6V, but...
  3. Z

    a really simple question about lc-tank

    Hi,all i connect a 1nH inductor and 1pF cap parallel, how could i make the lc-tank oscillate steadily. Thank you!
  4. Z

    switched capacitor - request for resources

    Re: switched capacitor cours maybe help to you ,and good luck
  5. Z

    a discrete time loop filter in pll

    may be i don't describe very detailly. The paper is in the link :
  6. Z

    a discrete time loop filter in pll

    pll discrete filter hi everyone i read a JSSC 2003 paper written by Mr.Benyong Zhang.He proposed a discrete time loop filter shown in the pic followed, it means that the icp is charging the Cs when pfd compare the ref and div signals, and when falling down signal of ref comes , then the...
  7. Z

    Getting good matching offset in folded cascode OpAmp

    Re: Folded cascode OpAmp i think the offset is the same as the noise, but for r2r opamp, the input pair may be nmos or pmos or both, so the offset voltage must not be linear, you can refer the followed text
  8. Z

    let us talk about the reference spur in frequency synthesize

    good evening everyone, recently i have encountered a problem, my Integer-N FS have an excellent phase noise performance, but its spur are bad, i think if we only consider the design improvements, the ways to improve the spur are followed: 1 make the fully differential charge pump, may be the...
  9. Z

    suggest me a good book

    1 design of cmos analog integrated circuits - behzad razavi 2 the analog integrated circuit analysis and design P.R.Gray
  10. Z

    LDO pass device question

    does your LDO's psr pass the spec, i don't think so.
  11. Z

    rail-to-rail folded cascode opamp

    Generally, the two stage opamp maybe need compensation, because it has two high-impedance nodes as naalald said, and the folded cascode opamp does not , may be the book <analog design essential> written by W.Sansen will be better for you to study
  12. Z

    Resistor in CMOS process

    in fact , the mismatch in mos transistors is the same with the resisters.
  13. Z

    fully differential amp

    you only want to test the DC gain? you can do the ac simulation accurately, pls refer to paper"determination of stability using return ratios in balanced fully differential feedback circuits"
  14. Z

    How to analyze the stability of an opamp using return ratio?

    retunn ratio In fact, the raturn ratio method is adaptive for the feedback circuits which are very difficult to identify the feedforward and the feedback network. By the raturn ratio method you only use the formular shown in Gray's book. So the method may be not suit to understand the feedback...
  15. Z

    How to design the tank circuit ?

    tank circuit design could you pls tell us where the tank is used?

Part and Inventory Search

Back
Top