Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by zhangsai04

  1. Z

    Need opinion on Antifuse Memory design

    Re: Antifuse Memory Hi ,I 'm working on OTP memory IP design
  2. Z

    How to improve the efficiency of CMOS Voltage Doubler?

    How to improve the efficiency of CMOS Voltage Doubler using charge pump?
  3. Z

    Question for a bias circuit

    Try add two capacitors at the gates of pmos and nmos.
  4. Z

    source-follower has the ability to generate current gain?

    Oh, I am reading Ken Martin's book,jut feel confused when read this sentense about source follower.Thank you for your attention. Added after 1 minutes: sentence!
  5. Z

    Power Noise in Analog Chips

    PLL's spec of phase noise may conclude those noises.
  6. Z

    Power Noise in Analog Chips

    Someone use LDO before PLL,then the PLL's supply is clear.
  7. Z

    source-follower has the ability to generate current gain?

    Although the source follwer does not generate voltage gain,it does have the ability to fenerate current gain.Is it right?Why? Thanks
  8. Z

    Interview questions about Hspice & Spectre

    hspice & spectre I think hspice is more accurate.
  9. Z

    Question for a bias circuit

    Can you give the netlist?
  10. Z

    Do i suit to be an analog IC designer?

    Do the job you like. You will be better and better if you put your heart in it.
  11. Z

    Problem with too high TC of a bandgap

    [HELP]TC of bandgap you should cut off from net057 and net088--the drain(not the gate) of the M18,M15. M17,M18,M15 must match very well!!! Added after 7 minutes: for improve TC decrease the Vos of the opamp,see razavie's book.
  12. Z

    Problem with too high TC of a bandgap

    [HELP]TC of bandgap There is a negative feedback here. You can simulate the openloop gain and phase margin.TC should accord with your specification which you made before design. the following paper is almost the same with your design,have a look. "A Sub-1-v 15-ppm/c cmos bandgap voltage...
  13. Z

    current mirror problem

    I agree with williamy,you can use an opamp to make the vds is same.Maybe the opamp is constant -gm opam
  14. Z

    Problem with too high TC of a bandgap

    [HELP]TC of bandgap put r.c at the output as a loop filter is a common use.In my opinion,your tc is ok.I guess your opamp maybe above 80db,the gain is enough too.then improve what?If you will tape out,I suggest use trimming.
  15. Z

    Problem with too high TC of a bandgap

    [HELP]Schematic of bandgap increase the capacitor's value,put r.c at the output can improve psrr. also I think your current bias is not so good. the cascode structure is good . the cascode structure will consume many voltage and my PNP cannot work after 3V power supply?It can work well ,please...
See more

Part and Inventory Search

Back
Top