Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, guys.
i am doing RFID coil design currently,but doubt how to verify coil without tag chip.
1.Is it possible to tune coil to 50ohms and add one differential 50ohms load to estimate the chip's impedance, then measure voltage between two end of load? if it works, how to design differential...
thanks, guys. bias should be -0.5v on the gate, 3V on the drain. Biff44, how to measure gate voltage?
---------- Post added at 17:20 ---------- Previous post was at 17:20 ----------
50ohms resister in bias of gate and drain.
Hello, i am designing LNA using FET transistor. But when connnect -Vgg with gate of FET, the voltage changed.the measured Vg is not -V as expected. source of FET connected to ground. Is it normal or something wrong?How to debug real bias? thanks.
Hi, guys.
I have one problem of using CST. In the design studio, how to define my own fet transistor model? it looks like i have to generate spice file for it, however no help-file for the file format? anyone can help this. thanks.
hi, anyone have example of ldmos PA ? i have question about how to determine the location of bias on the in\out matching lines and design of RF choke for DC.
Why the design in the datasheet use two symetrical decouple path?
Hi, i simulated one negative capacitor using LMH6703. However, the measured S11 is totally different from the simulated. the used circuit is attached. hope your help.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
