Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I would like to measure the delay from rising of one signal to the crossing of another two signals, anyone know how to do this? Can I use something like:
.MEASURE TRAN delay TRIG v(sig_1) VAL='vdd/2' RISE=1 TARG v(sig_2) VAL=v(sig_3) CROSS=1
Is the using of v(sig_3) legal here as VAL...
Hi all,
I did P&R in Encounter and saved the design to OA format, but when it is opened in Virtuoso, the design layout is covered by a lot of horizontal and vertical yellow lines and I can't clearly read the layout. These yellow lines are not selectable and they will not move with the...
Hi,
I tried to run post-P&R simulation in ModelSim with SDF back annotation but it failed due to some syntax error in the SDF file.
The Place & Route is done by Encounter and then saved as the Verilog netlist. In Encounter, I used both the delay calculation in the Timing menu and the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
