Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, there:
First of all, I would like to say thanks for any help.
I just started coding in VHDL and created FSM, but when I tried to start the simulation, there was the error:
Error: (vsim-3174) Package 'H:/VHDL/project1/work.config_pack' requires a body.
which really confused me, maybe any...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
