Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Yashwant

  1. Y

    Shielding clock signals

    hi you can cover the clk signal by two same metal( in which clock signal ig running) line from both side and connect it to vss so that all the coupling charged would be ground.
  2. Y

    TSMC 0.20u CMOS018 (6M, HV FET, sblock)

    io design iodesign
  3. Y

    What is the setup and hold time?

    what is setup time and hold time? Inverter simulation
  4. Y

    Free pad tutorial design in PDF

    pad design pad design
  5. Y

    Can resistors of diff.signal be placed in the same guardring

    Re: Que on ESD and Latchup Hi Can any one tell me details abt Inline structure , Staggered and Cup Structure Pad. tx in advance yashwant
  6. Y

    Powerpoint presentation on I/O buffers

    I/O buffers I/O buffers
  7. Y

    Intel's "2000 packaging databook" (chapter on ESD)

    esd esd
  8. Y

    Another schematics of OTA layout in pdf

    otalayot2 otalayout2
  9. Y

    Schematics of a OTA layout in pdf

    OTA layout ota layout
  10. Y

    Laser diode test circuit

    Laser diode test circuit
  11. Y

    Physics of Electro-optic Detectors

    detector design
  12. Y

    modulated laser light detector circuit

    laser light detector circuit modulated laser light detector circuit
  13. Y

    extraction problem, need help urgently please

    I designed current source layout having terminal of 10nA and 50nA.I was done LVS and DRC and there is no error. I simulate current source using schematic, it is working perfectly.But When I simulate the same after extraction the result is swaped(10nA----teminal gives 50nA and 50nA terminal...
  14. Y

    ADC measurements better than lesion volume on diffusion-weighted images

    adc design
  15. Y

    The effect of S- and Se-passivation on MBE growth of MnAs th

    The effect of S- and Se-passivation on MBE growth of MnAs thin films on GaAs(1 0 0) substrates Journal of Crystal Growth, Volume 209, Issues 2-3, February 2000, Pages 561-565 T. Uragami, K. Ono, M. Mizuguchi, H. Fujioka, M. Tanaka and M. Oshima
See more

Part and Inventory Search

Back
Top