Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
scan insertion
Is there anybody can explain relationship between the BSD and Scan chain in synopys tools.Is it better if we multiplex the scan chains to jtag ports,so we can using only one pair of pads for all chains?is this acceptable for testers and ATE equipment
in my recent design, there were some cross-clockdomain signals.when i was doing post simulation these signals got unknown state due to the hold time violation when they pass through different clock domains. and then these unknown states propagated through my design.They at last make my post...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
