Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have posted this in Elementary forum, but thought that it's more relevant to here --
I would like to do verification on a mixed-signal design, but have a problem when netlisting functional views. Look forward to kind help and replies. Thanks in advance.
I have written functional views...
Dear All,
I would like to do verification on a mixed-signal design, but have a problem when netlisting functional views. Look forward to your kind help and replies. Thanks in advance.
I have written functional views for analog blocks and tried Verilog XL. In Verilog Netlisting Options, I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
