Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
I know GSG excitation is really complex in HFSS. It is necessary to make a pec bridge as shown in: https://orbit.dtu.dk/en/publications/microwave-and-millimeterwave-integrated-circuit-systems-in-packaging(1175873f-e1a5-4927-81a3-c18437023771).html
And after, we have to deembbed this...
Hi,
I need help to configure composite excitation in HFSS please.
I am simulating a simple CPW tline to get insights on this kind of simulation. But the result of S-param is always null with composite excitation.
When I return to a standard "Network analysis", the result of S-param is not...
Hi,
I have a question about the fabrication cost of an ASIC. In this case, a bluetooth sensor node.
I read some publication, 9 mm2 seems to be an adequate die area. I found a spreadsheet to calculate costs. It is really extensive: **broken link removed**
But, really complexe too. I have no idea...
Thank you for your advices Dick. I would be surprised too.
I will have to measure some transistors to be sure.
But, if I have to make my own models to work at subthreshold, it will be a mess.
Hello,
I am using 0,13um cmos technology from IBM, BSIM4.4 model.
Simulating a NMOS with Vds = 1V, I tried to vary channel length (L) to see Id progression.
I was really surprised of results in weak inversion.
For Vgs = 0.5V, Id decreases when L increases
For Vgs = 0.4V, Id remains constant...
Hello,
I have a doubt about de-embedding and response calibration.
I want to model a transistor on-wafer. To do this, I will calibrate on my probe plane using calibration substrate.
After that, I have do de-embed pads and lines to only "see" my transistor. This can be done measuring open and...
Hi,
You are totally right, a capacitor resists changes in voltage. In other words, the capacitor try to keep constant the voltage between its input and output. Consequence: When a voltage vary with time at the input, the output voltage will vary in the same way to maintain the voltage drop...
Hello,
I am trying to control an Agilent 2-ports VNA (E5071C) using Agilent PLTS software. My problem is: when I connect the VNA to the computer, it is detected as a 4-ports VNA. So, it generates errors when I try to launch the measuremeent from the computer.
Anyone knows how to modify the...
OK. It is true from the point of view of the load. Conjugate matching will bring max power. But, I want to work on output impedance of power amplifier to optimize power eficiency.
Yes, it is true.
But, if you have a fixed load impedance (as said 50 ohms). You can obtain a better power efficiency (> 50%) if you lower your source impedance (bridging). But it is not used for power amplifiers in RF applications because of the use of transmission line (as mentioned in my first...
Hello,
Matching concept is not very clear for me yet.
I know that if you match your load impedance with complex conjugate impedance of your source, you obtain a maximal power transfer. OK.
In audio applications, when load impedance is fixed, you will obtain the maximal power transfer lowering...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
